0
6.9kviews
Digital design using Verilog/VHDL: Advantages and disadvantages

Mumbai University > Electronics Engineering > Sem 7 > Embedded System Design

Marks: 10 Marks

Year: May 2016

1 Answer
0
71views

enter image description here

  1. Very High Speed Integrated Circuit HDL or VHDL is a hardware description language use in VLSI design.
  2. VHDL is a technology independent description which enables creation of design targets for a chose technology (like CPLD, FPGA0 using synthesis tools.
  3. VHDL can be used for describing the functionality and behavior of …

Create a free account to keep reading this post.

and 2 others joined a min ago.

Please log in to add an answer.