Computer Organization & Architecture - Dec 2016

Computer Engg (Semester 3)

TOTAL MARKS: 100
TOTAL TIME: 3 HOURS (1) Question 1 is compulsory.
(2) Attempt any four from the remaining questions.
(3) Assume data wherever required.
(4) Figures to the right indicate full marks.

Solve any one question fromQ.1(a,b) and Q.2(a,b)

1(a) Show the general structure of IAS computer and explain in detail.(6 marks) 1(b) Explain folllowing cache mapping techiques along with their merits and demerits:
i) Direct
ii) Set associative.(6 marks) 2(a) Perform Divison of following numbers using restoring Divison Algorithm:
Dividend = 1011 Divisor = 011.(6 marks) 2(b) What is Cache coherence? What are the solutions to cache coherence porblem in signle CPU system.(6 marks)

Solve any one question fromQ3(a,b) and Q.4(a,b)

3(a) What are the evolutionary steps of I/O channel? Explain types of I/O channel?(6 marks) 3(b) Explain the following addressing modes with one example each:
i) Immediate
ii) Register Indirect
iii) Direct.(6 marks) 4(a) Differentiate between Programmed I/O and interrrupt driven I/O.(6 marks) 4(b) What is diplacement addressing? Explain its types with calclulation of effective address.(6 marks)

Solve any one question fromQ5(a,b) and Q.6(a,b)

5(a) What are various hazards in instruction pipelining? Explain with example.(7 marks) 5(b) What is register organization? What are different types of registers? Explain in detail.(6 marks) 6(a) Explain the instruction cycle in detail.(6 marks) 6(b) List and explain various ways in which an instruction pipleine can deal with conditional branch istructions.(7 marks)

Solve any one question fromQ.7(a,b) and Q.8(a,b)

7(a) Compare horiziontal and vertical microinstruction format.(6 marks) 7(b) Write a control sequence for the following instruction for single bus organization:
SUB (R3), R1.(7 marks) 8(a) Compare Hardwired control over micro-programmed control.(6 marks) 8(b) Explain in detail micro instruction sequencing organization.(7 marks)