Draw and explain LC oscillator.

3.3kviews

written 6.1 years ago by

hetalgosavi • 1.6k

modified 4.0 years ago by

prashantsaini • 0

cmos vlsi design

ADD COMMENT EDIT

1 Answer

58views

written 6.1 years ago by

hetalgosavi • 1.6k

i) LC ocsillations is biased at a drain current of $I_1$, if the series resistance of $L_P$ is small, the dc level of $V_{out}$ is close to $V_{DD}$.
$V_{out}$ is an inverted sinusoid with an average value near $V_{DD}$ because the inductor cannot sustain a large dc drop.

enter image description here

ii) In …

Create a free account to keep reading this post.

and 4 others joined a min ago.

ADD COMMENT EDIT

Please log in to add an answer.