Ask
Login
0
1.6kviews
State the Digital design using Verilog/ VHDL: Advantages and disadvantages.
written 5.8 years ago by gravatar for hetalgosavi hetalgosavi • 1.6k modified 2.3 years ago by gravatar for pedsangini276 pedsangini276 • 4.8k

Subject : Embedded Systems Design

Topic : Embedded Hardware and Design

Difficulty level : Low
embedded systems
ADD COMMENT EDIT
1 Answer
0
54views
written 5.8 years ago by gravatar for hetalgosavi hetalgosavi • 1.6k

Advantages:

  • Does not provide specialized language features for accessing common device features.
  • It is an excellent tool for designing lockets with PLD.
  • It provides high level language construct to describe large circuits or systems.
  • The designs and models can be stored as library.
  • The language is portable between simulation and …

Create a free account to keep reading this post.

and 3 others joined a min ago.

ADD COMMENT EDIT
Please log in to add an answer.