DRAM and refresh logic.

1.2kviews

written 3.0 years ago by

teamques10 ★ 65k

• modified 3.0 years ago

computer organization and architecture

ADD COMMENT EDIT

1 Answer

52views

written 3.0 years ago by

teamques10 ★ 65k

DRAM cell using 1 transistor:

A 1-transistor DRAM cell is as shown in figure. It consists of a single access nFET Mn and a strong capacitor Cs. The cell is controlled by the word line signal WL and a single bit provides the I/O path to the cell.

The storage …

Create a free account to keep reading this post.

and 5 others joined a min ago.

ADD COMMENT EDIT

Please log in to add an answer.