0
33kviews
Design full adder using 3:8 decoder with active low outputs and NAND gates.
written 7.8 years ago by | • modified 7.8 years ago |
Mumbai University > COMPS > Sem 3 > Digital Logic Design and Analysis
Marks: 5 M
Year: Dec 2013
ADD COMMENT
EDIT
1 Answer