1
**Implement following function using 8:1 MUX and logic gates.**

Mumbai University > Electronics Engineering > Sem 3 > Digital Circuits and Design

Marks: 10M

Year: May 2016

P (A, B, C, D) = ∑m (1, 2, 6, 7, 8, 10, 13, 14)

1  upvotes
0
  • Design table:-
Inputs D0 D1 D2 D3 D4 D5 D6 D7
A’ 0 1 2 3 4 5 6 7
A 8 9 10 11 12 13 14 15
Input to Mux A A’ 1 0 0 A 1 A’

Implementation of Logic Circuit

enter image description here

0  upvotes
Please log in to add an answer.

Next up

Read More Questions

If you are looking for answer to specific questions, you can search them here. We'll find the best answer for you.

Search

Study Full Subject

If you are looking for good study material, you can checkout our subjects. Hundreds of important topics are covered in them.

Know More