Ask
Login
0
2.4kviews
For equal rise time & fall delay time assume $\mu_n=2 \mu_p$ .Draw an inverter equivalent circuit of 3 Input NAND gate & 2 input XOR
written 6.2 years ago by gravatar for sumitagupta128 sumitagupta128 • 10 modified 2.1 years ago by gravatar for sagarkolekar sagarkolekar ★ 11k
vlsi design
ADD COMMENT EDIT
Please log in to add an answer.