Explain PLL Topology

Subject: CMOS VLSI Design

Topic: Mixed Signal Circuits

Difficulty: Medium

cvd • 776  views

i) A PLL consists of a PD ( Phase detector) and a VCO (Voltage controlled Oscillator) in a feedback loop.

ii) PD compares phase of $V_{out}$ and $V_{in}$ generating an error that varies the VCO frequency untill the phases are aligned. i.e loop is locked.

enter image description here

iii) This topology, however must be modified because, $\omega /f$ at output stage PD($V_{PD}$) consists of a dc component (desirable) and high frequency components (undesirable).

iv) The control Voltage of oscillator must remain quiet in the steady state i.e PD output must be filtered.
Therefore, interpose a LPF between PD and VCO.

enter image description here

Please log in to add an answer.

Continue reading

Find answer to specific questions by searching them here. It's the best way to discover useful content.

Find more