Design a synchronous counter which goes through following states using J-K flip flop 1-3-5-7-1 (10m)

0

2.7kviews

Design a synchronous counter which goes through following states using J-K flip flop 1-3-5-7-1 (10m)

written 5.6 years ago by

teamques10 ★ 64k

modified 3.4 years ago by

ninadsail • 10

digital logic design

ADD COMMENT EDIT

1 Answer

0

102views

written 5.6 years ago by

teamques10 ★ 64k

modified 5.5 years ago by

sayalikulkarni • 0

enter image description here

enter image description here

enter image description here

ADD COMMENT EDIT

Please log in to add an answer.