You must be logged in to read the answer. Go ahead and login, it'll take only a minute.
VHDL Code for a Half-Subtractor
entity half_sub is
port(a,c:in bit; d,b:out bit);
architecture data of half_sub is
d<= a xor c;
b<= (a and (not c));
Find answer to specific questions by searching them here. It's the best way to discover useful content.
Download our mobile app and study on-the-go. You'll get subjects, question papers, their solution, syllabus - All in one app.