You must be logged in to read the answer. Go ahead and login, it'll take only a minute.
VHDL Code for a Half-Adder
entity half_adder is
port(a,b:in bit; sum,carry:out bit);
architecture data of half_adder is
sum<= a xor b;
carry <= a and b;
Find answer to specific questions by searching them here. It's the best way to discover useful content.
Download our mobile app and study on-the-go. You'll get subjects, question papers, their solution, syllabus - All in one app.