Question Paper: Logic Design Question Paper - Jun 19 - Information Technology (Semester 3) - Mumbai University (MU)
0

## Logic Design - Jun 19

### Information Technology (Semester 3)

Total marks: 80
Total time: 3 Hours
INSTRUCTIONS
(1) Question 1 is compulsory.
(2) Attempt any three from the remaining questions.
(3) Draw neat diagrams wherever necessary.

1.a. Explain DC operating point and its variation with the help of output characteristics of transistor.
(5 marks) 00

1.b. Convert S-R flip flop to J-K flip flop.
(5 marks) 00

1.c. Design Ex-OR gate using NAND and NOR gates.
(5 marks) 1464

1.d. Design full substractor using half substractor and additional gates.
(5 marks) 3137

1.e. Convert following decimal number to Binary ,Octal, Hexadecimal and Gray code

i) (345)10 ii)(818)10

(5 marks) 1252

2.a. Explain collector to base bias Circuit with its stability factor.

(10 marks) 3125

2.b. Minimize the following four variable logic function using K-map and Design using only NAND gates.
f(A,B,C,D)=∑m (0,1,2,3,5,8,9,10,11,12,14)
(10 marks) 1462

3.a. Design 4-bit binary to gray code conversion using basic gates.
(10 marks) 1508

3.b. 1. Implement following using only one 8:1 Multiplexer and few gates. F(A,B,C,D)= ∑ m(1,3,4,5,8,9,12,15)

2.With neat logic diagram explain in short operation of Universal Shift Register.

(10 marks) 1512

4.a. Design a Mod 10 synchronous counter using J-K Flip-Flop.
(10 marks) 00

4.b. Using Quine MC Cluskey Method determine Minimal SOP form for
F(A,B,C,D)= ∑ m(0,1,2,5,6,7,8,9,10,14)
(10 marks) 00

5.a. Explain about ENTITY declarations in VHDL and write VHDL program for NAND and OR gates.
(10 marks) 1816

5.b. Implement 3 bit asynchronous u p counter and also sketch the timing diagram.
(10 marks) 00

6.a. Solve the following Explain working of 8:1 Multiplexer.
(5 marks) 00

6.b. Solve the following Working of S-R flip flop(with its internal circuit diagram and truth table).
(5 marks) 1803

6.c. Solve the following Explain working of Constant Current source.
(5 marks) 00

6.d. Solve the following Write VHDL program for full substractor.
(5 marks) 1820

 modified 5 weeks ago by Yashbeer ★ 170 written 4 months ago by rutujakhilari12345 • 0