0
Write a VHDL code for 8:1 Multiplexer with active low enable input

Mumbai University > ELECTRO > Sem 3 > Digital Circuits and Designs

Marks: 10M

Year: May 2014

0  upvotes
0

library IEEE;

use IEEE.std_logic_1164.all;

entity mux is

port (sel : in std_logic_vector(2 downto 0);

A,B,C,D,E,F,G,H, enable: in std_logic;

Y : out std_logic);

end mux;

architecture mux8 of mux is

begin

if (enable==0)

then

begin

process (sel, A,B,C,D,E,F,G,H)

begin

case sel is

when “000” => Y <=A;

when “001” => Y <=B;

when “010” => Y <=C;

when “011” => Y <=D;

when “100” => Y <=E;

when “101” => Y <=F;

when “110” => Y <=G;

when “111” => Y <=H;

when others => Y <=A;$

end case;

end process;

else

Y <=0;

end if;

end mux8;

0  upvotes
Please log in to add an answer.

Next up

Read More Questions

If you are looking for answer to specific questions, you can search them here. We'll find the best answer for you.

Search

Study Full Subject

If you are looking for good study material, you can checkout our subjects. Hundreds of important topics are covered in them.

Know More