vlsi design Posts

Read
Write

0

votes

0

answers

2.5k

views

0

answers

For equal rise time & fall delay time assume $\mu_n=2 \mu_p$ .Draw an inverter equivalent circuit of 3 Input NAND gate & 2 input XOR

vlsi design updated 2.5 years ago by sagarkolekar ★ 11k

0

votes

0

answers

1.6k

views

0

answers

Compare Ripple carry adder and carry lookahead adder

vlsi design updated 2.5 years ago by teamques10 ★ 67k

0

votes

0

answers

1.6k

views

0

answers

Explain effect on drain current due to channel length modulation & velocity saturation

vlsi design updated 2.5 years ago by sagarkolekar ★ 11k

0

votes

0

answers

1.5k

views

0

answers

Compare Constant voltage & constant field scaling with their merits & demerits

vlsi design updated 2.5 years ago by sagarkolekar ★ 11k

0

votes

0

answers

1.4k

views

0

answers

What are the drawbacks of dynamic CMOS logic show the modification in dynamic CMOS logic to overcome its drawback

vlsi design updated 2.5 years ago by sagarkolekar ★ 11k

0

votes

0

answers

1.1k

views

0

answers

Explain low power design considerations

vlsi design updated 2.5 years ago by teamques10 ★ 67k

0

votes

0

answers

1.0k

views

0

answers

Draw CLA adder using i) static CMOS ii) Dynamic CMOS logic iii) Pseudo NMOS logic

vlsi design updated 2.5 years ago by teamques10 ★ 67k

0

votes

0

answers

995

views

0

answers

Explain resistance and capacitance estimation

vlsi design updated 2.5 years ago by teamques10 ★ 67k

0

votes

0

answers

907

views

0

answers

Implement $4 \ast 4$ barrel shifter using transmission gate >Explain various operation using the same

vlsi design updated 2.5 years ago by sagarkolekar ★ 11k

1

vote

0

answers

880

views

0

answers

Define Scaling .Explain various types of scaling

vlsi design updated 2.5 years ago by sagarkolekar ★ 11k

0

votes

0

answers

816

views

0

answers

Explain drawback of RCA .Explain 4 bit CLA adder with its carry equation logical network using Dynamic CMOS logic

vlsi design updated 2.5 years ago by sagarkolekar ★ 11k

0

votes

0

answers

797

views

0

answers

Explain how ESD affect MOS. Give and explain input protection circuits

vlsi design updated 2.5 years ago by teamques10 ★ 67k

0

votes

0

answers

757

views

0

answers

Explain concept of carry look ahead adder with equation & how does it achieve better speed as compared to ripple carry adder

vlsi design updated 2.5 years ago by sagarkolekar ★ 11k

0

votes

0

answers

732

views

0

answers

Give read & write stability criterion for 6 T RAM if the pullup transistors are replaced by resistors

vlsi design updated 2.5 years ago by sagarkolekar ★ 11k

0

votes

0

answers

731

views

0

answers

Explain significance of sacling in VLSI circuits

vlsi design updated 2.5 years ago by sagarkolekar ★ 11k

0

votes

0

answers

720

views

0

answers

Consider CMOS circuit with following parameters $v_{DD}=3.3v,v_{TOn}=0.6v,v_{TO},p=-0.7v,\mu_nC_{ox}=60 \mu A/v^2, \mu_pC_{ox}=20 \mu A/v^2, (W/L)n=8,(W/L)p=12$Calculate noise margins of the circuit

vlsi design updated 2.5 years ago by sagarkolekar ★ 11k

0

votes

0

answers

693

views

0

answers

Draw CLA carry chain using dynamic CMOS logic

vlsi design updated 2.5 years ago by sagarkolekar ★ 11k

0

votes

0

answers

619

views

0

answers

Explain interconnect scaling with its length, width, thickness, and capacitance

vlsi design updated 2.5 years ago by teamques10 ★ 67k

0

votes

0

answers

611

views

0

answers

design decoder circuit for ROM array

vlsi design updated 2.5 years ago by sagarkolekar ★ 11k

0

votes

0

answers

608

views

0

answers

explain concept of Charge Sharing & Charge Lekage

vlsi design updated 2.5 years ago by sagarkolekar ★ 11k

0

votes

0

answers

596

views

0

answers

Draw JK FF using CMOS & explain its working

vlsi design updated 2.5 years ago by sagarkolekar ★ 11k

0

votes

0

answers

591

views

0

answers

Implement following function using CMOS F=AB+AC+AB

vlsi design updated 2.5 years ago by sagarkolekar ★ 11k

0

votes

0

answers

565

views

0

answers

Draw CMOS implementation of D FF

vlsi design updated 2.5 years ago by sagarkolekar ★ 11k

0

votes

0

answers

554

views

0

answers

Design $4 \ast 4$ barrel shifter

vlsi design updated 2.5 years ago by teamques10 ★ 67k

<prev • 24 results • page 1 of 1 • next >