× Close
Join the Ques10 Community
Ques10 is a community of thousands of students, teachers, and academic experts, just like you.
Join them; it only takes a minute
Sign up

User: jadhavvaibhav498

Reputation:
0
Status:
Trusted
Location:
Last seen:
2 weeks, 1 day ago
Joined:
1 month, 2 weeks ago
Email:
j***************@gmail.com

Academic profile

None
None
None
None

Posts by jadhavvaibhav498

<prev • 123 results • page 1 of 13 • next >
0
votes
1
answer
56
views
1
answers
Answer: A: Design a VHDL Code for 4-Bit Up-Counter.
... **VHDL Code for 4-Bit Up-Counter:** library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity vhdl_binary_counter is port(C, CLR : in std_logic; Q : out std_logic_vector(3 downto 0)); end vhdl_binary_counter; architecture bhv of vhdl_binary_counter is signal tmp: st ...
written 21 days ago by jadhavvaibhav4980
0
votes
1
answer
94
views
1
answers
Answer: A: Design a VHDL Code for D-LATCH/ Flip-Flop.
... VHDL Code for JK FlipFlop library ieee; use ieee. std_logic_1164.all; use ieee. std_logic_arith.all; use ieee. std_logic_unsigned.all; entity D_FF is PORT( D,CLOCK: in std_logic; Q: out std_logic); end D_FF; architecture behavioral of D_FF is begin process(CLOCK) begin if(CLOCK='1' an ...
written 21 days ago by jadhavvaibhav4980
0
votes
1
answer
55
views
1
answers
Answer: A: Design a 4 bit Bidirectional Universal MSI Shift Register
... A bidirectional, or reversible, shift register is one in which the data can be shift either left or right. A four-bit bidirectional shift register using SR flip-flops is shown below. ![enter image description here][1] The Logic Diagram and Truth Table indicate the functional characteristics of th ...
written 21 days ago by jadhavvaibhav4980
0
votes
1
answer
62
views
1
answers
Answer: A: Write a note on MSI Asynchronous counter 74LS93
... The 74LS93 IC is a 4-Bit ripple counter partitioned into two sections. The counter has a divide-by-two section and a divide-by-eight section. Each section is triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together. The counters have a 2 ...
written 21 days ago by jadhavvaibhav4980
0
votes
1
answer
120
views
1
answers
Answer: A: Design a mealy sequence detector to detect 1010 using D flip-flops & Logic Gates
... **State Diagram:** ![enter image description here][1] **State Table:** ![enter image description here][2] ![enter image description here][3] **K-Map Simplification:** ![enter image description here][4] **Logic Diagram:** ![enter image description here][5] [1]: https://i.imgur.com/D67S3yg ...
written 21 days ago by jadhavvaibhav4980
0
votes
1
answer
52
views
1
answers
Answer: A: Eliminate redundant states & draw reduced state diagram
... **1) After 1st Elimination:** It is observed that State A & F have same output. Thus, State F could be replaced with State A ![enter image description here][1] **2) After 2nd Elimination:** Here, it is observed that State B & E have same output. Thus, State E could be replaced with State B ...
written 21 days ago by jadhavvaibhav4980
0
votes
1
answer
299
views
1
answers
Answer: A: Explain Karns algorithm in detail.
... A segment is not acknowledged during the retransmission timeout period and is therefore retransmitted. When the sending TCP receives an acknowledgment for this segment, it does not know if the acknowledgment is for the original segment or for the retransmitted one. The value of the new RTT is based ...
written 21 days ago by jadhavvaibhav4980
0
votes
1
answer
219
views
1
answers
Answer: A: Explain how TCP use for flow control.
... Flow control regulates the amount of data a source can send before receiving an acknowledgment from the destination. ![enter image description here][1] In communication at the transport layer, we are dealing with four entities: sender process, sender transport layer, receiver transport layer, and ...
written 21 days ago by jadhavvaibhav4980
0
votes
1
answer
345
views
1
answers
Answer: A: Explain the transition states of TCP with a neat diagram
... To keep track of all the different events happening during connection establishment, connection termination, and data transfer, TCP is specified as the finite state machine shown in Figure. ![enter image description here][1] The figure shows the two FSMs used by the TCP client and server combined ...
written 21 days ago by jadhavvaibhav4980
0
votes
1
answer
282
views
1
answers
Answer: A: The transport layer is responsible for process-to-process delivery of the entir
... A transport-layer protocol provides process-to-process communication. A process is an application-layer entity (running program) that uses the services of the transport layer. ![enter image description here][1] The network layer is responsible for communication at the computer level (host-to-host ...
written 21 days ago by jadhavvaibhav4980

Latest awards to jadhavvaibhav498

Centurion 26 days ago, created 100 posts.
Rising Star 4 weeks ago, created 50 posts within first three months of joining.


Use of this site constitutes acceptance of our User Agreement and Privacy Policy.