| written 9.0 years ago by | modified 3.7 years ago by |
Q. Draw a circuit diagram for 3-bit asynchronous binary down counter using master-slave JK flip-flops. Show the output of each flip-flop with reference to the clock & justify that the down counting action. Also prove from the timing diagram that the counters is "divide by 8" counter.

and 3 others joined a min ago.

and 3 others joined a min ago.