1
54kviews
Draw drain characteristics of n-channel JFET and explain various regions
3
1.2kviews

## CHARACTERISTICS OF JFETS

There are two types of static characteristics:

(1) Output or drain characteristic and

(2) Transfer characteristic.

## 1. Output or Drain Characteristic:

The curve drawn between drain current Ip and drain-source voltage VDS with gate-to source voltage VGS as the parameter is called the drain or output characteristic. This characteristic is analogous to collector characteristic of a BJT:

## (a) Drain Characteristic With Shorted-Gate:

• The circuit diagram for determining the drain characteristic with shorted-gate for an N-channel JFET is given in figure. and the drain characteristic with shorted-gate is shown in another figure.

• Initially when drain-source voltage Vns is zero, there is no attracting potential at the drain, so no current flows inspite of the fact that the channel is fully open.
• This gives drain current Ip = 0. For small applied voltage Vna, the N-type bar acts as a simple semiconductor resistor, and the drain current increases linearly with the increase in Vds, upto the knee point. This region, (to the left of the knee point) of the curve is called the channel ohmic region, because in this region the FET behaves like an ordinary resistor.
• With the increase in drain current ID, the ohmic voltage drop between the source and channel region reverse-biases the gate junction. The reverse-biasing of the gate junction is not uniform throughout., The reverse bias is more at the drain end than that at the source end of the channel, so with the increase in Vds, the conducting portion of the channel begins to constrict more at the drain end. -Eventually a voltage Vds is reached at which the channel is pinched off. The drain current ID no longer increases with the increase in Vds. It approaches a constant saturation value.
• The value of voltage VDS at which the channel is pinched off (i.e. all the free charges from the channel get removed), is called the pinch-off voltage Vp. The pinch-off voltage Vp, not too sharply defined on the curve, where the drain current ID begins to level off and attains a constant value.
• From point A (knee point) to the point B (pinch-off point) the drain current ID increases with the increase In voltage Vds following a reverse square law. The region of the characteristic in which drain current ID remains fairly constant is called the pinch-off region. It is also sometimes called the saturation region or amplifier region.
• In this region the JFET operates as a constant current device sincedrain current (or output current) remains almost constant. It is the normal operating region of the JFET when used as an amplifier. The drain current in the pinch-off region with VGS = 0 is referred to the drain-source saturation current, Idss).
• It is to be noted that in the pinch-off (or saturation) region the channel resistance increases in proportion to increase in VDS and so keeps the drain current almost constant and the reverse bias required by the gate-channel junction is supplied entirely by the voltage drop across the channel resistance due to flow of IDsg and not by the external bias because VGS = 0

• Drain current in the pinch-of region is given by Shockley’s equation

where ID is the drain current at a given gate-source voltage VGS, IDSS is the drain-current with gate shorted to source and VGS (0FF) is the gate-source cut-off voltage.

If drain-source voltage, Vds is continuously increased, a stage comes when the gate-channel junction breaksdown. At this point current increases very rapidly. and the JFET may be destroyed. This happens because the charge carriers making up the saturation current at the gate channel junction accelerate to a high velocity and produce an avalanche effect.

## (b)Drain Characteristics With External Bias:

• The circuit diagram for determining the drain characteristics with different values of external bias is shown in figure. and a family of drain characteristics for different values of gate-source voltage VGS is given in next figure.

It is observed that as the negative gate bias voltage is increased

(1) The maximum saturation drain current becomes smaller because the conducting channel now becomes narrower.

(2) Pinch-off voltage is reached at a lower value of drain current ID than when VGS = 0. When an external bias of, say – 1 V is applied between the gate and the source, the gate-channel junctions are reverse-biased even when drain current, ID is zero. Hence the depletion regions are already penetrating the channel to a certain extent when drain-| source voltage, VDS is zero. Due to this reason, a smaller voltage drop along the channel (i.e. smaller than that for VGS = 0) will increase the depletion regions to the point where 1 they pinch-off the current. Consequently, the pinch-off voltage VP is reached at a lower 1 drain current, ID when VGS = 0.

(3) The ohmic region portion decreases.

(4) Value of drain-source voltage VDS for the avalanche breakdown of the gate junction is reduced.

Value of drain-source voltage, VDS for breakdown with the increase in negative bias voltage is reduced simply due to the fact that gate-source voltage, VGS keeps adding to the I reverse bias at the junction produced by current flow. Thus the maximum value of VDS I that can be applied to a FET is the lowest voltage which causes avalanche breakdown. It is also observed that with VGS = 0, ID saturates at IDSS and the characteristic shows VP = 4 V. When an external bias of – 1 V is applied, the gate-channel junctions still require -4 V to achieve pinch-off. It means that a 3 V drop is now required along the channel instead of the previous 4.0 V. Obviously, this drop of 3 V can be achieved with a lowervalue of drain current, Similarly when VGS = – 2 V and – 3 V, pinch-off is achieved with 2 V and 1 V respectively, along the channel. These drops of 2 V and 1 V are, of course, achieved with further reduced values of drain current, ID. It is further observed that when the gate-source bias is numerically equal to pinch-off voltage, VP (-4 V in this case), no channel drop is required and, therefore, drain current, ID is zero. The gate-source bias voltage required to reduce drain current, ID to zero is designated the gate-source cut-off voltage, VGS /0FF) and, as explained,

Hence for working of JFET in the pinch-off or active region it is necessary that the following conditions be fulfilled.

VP < VDS < VDS (max)

VGS (OFF)< VGS < 0

0 < ID < IDSS

## 2. Transfer Characteristic of JFET:

The transfer characteristic for a JFET can be determined experimentally, keeping drain-source voltage, VDS constant and determining drain current, ID for various values of gate-source voltage, VGS. The circuit diagram is shown in fig. 9.7 (a). The curve is plotted between gate-source voltage, VGS and drain current, ID, as illustrated in fig. 9.8. It is similar to the transconductance characteristic of a vacuum tube or a transistor. It is observed that

(i) Drain current decreases with the increase in negative gate-source bias

(ii) Drain current, ID = IDSS when VGS = 0

(iii) Drain current, ID = 0 when VGS = VD The transfer characteristic follows equation (9.1)

The transfer characteristic can also be derived from the drain characteristic by noting values of drain current, IDcorresponding to various values of gate-source voltage, VGS for a constant drain-source voltage and plotting them.

It may be noted that a P-channel JFET operates in the same way and have the similar characteristics as an N-channel JFET except that channel carriers are holes instead of electrons and the polarities of VGS and VDS are reversed.