0
Consider CMOS circuit with following parameters $v_{DD}=3.3v,v_{TO}=0.6v,v_{TO},p=-0.7v,K_n=200 \mu A/v^2,K_p=80 \mu A/v^2 $Calculate noise margins of the circuit consider KR=2.5

Subject: Basic VLSI Design

Topic: MOSFET Inverters

Difficulty: High

bvlsi(46) • 566  views
0  upvotes
0

Here Kn ≠ Kp

|VT0, n| ≠ |VT0,p|

Therefore, this is an Asymmetric Inverter.

$k_R$ = 2.5 …..given

Step 1: Find VOH

VOH = VDD = 3.3 V

Since Vin = 0 ….. (nMOS – Cutoff, pMOS - conducting)

Therefore, Vout = VOH = VDD = 3.3 V

Step 2: Find VOL

Since, Vin = VDD = 3.3 V

pMOS is in cutoff and nMOS is conducting

Vout = VOL = 0 V

Step 3: Find VIL

When Vin = VIL

nMOS (saturation) = pMOS (linear)

Step 4: Find VIH

When Vin = VIH

nMOS (Linear) = pMOS (saturation)

Step 5: Noise margins

High noise margin = $NM_H$ = VOH – VIH = 1.75 V

Low noise margin = $NM_L$ = VIL – VOL = 1.08 V

0  upvotes
Please log in to add an answer.

Next up

Read More Questions

If you are looking for answer to specific questions, you can search them here. We'll find the best answer for you.

Search

Study Full Subject

If you are looking for good study material, you can checkout our subjects. Hundreds of important topics are covered in them.

Know More