Explain clock skew & describe techniques to minimize it

Subject: Basic VLSI Design

Topic: VLSI Clocking and System Design

Difficulty: Medium

bvlsi(46) • 1.1k  views
  • The clock distribution has to be balanced so that phase of circuit (i.e. position of circuit edge with respect to reference) are different places in the system is exactly same, (i.e. phase difference is zero)
  • However this is not practically achievable and results into clock skew.
  • The spatial variation in clock transition time on an integrated circuit (IC) is called clock skew.
  • For example, if clock transition reaches a point A on IC at time $t_a$. With respect to reference circuit and it reaches point B on IC at time $t_b$ with respect to reference to circuit then circuit skew between two points is

    $t_a$ – $t_b$.

Please log in to add an answer.

Continue reading

Find answer to specific questions by searching them here. It's the best way to discover useful content.

Find more