Question: Explain clock skew & describe techniques to minimize it
0

Subject: Basic VLSI Design

Topic: VLSI Clocking and System Design

Difficulty: Medium

bvlsi(46) • 500 views
ADD COMMENTlink
modified 3 months ago  • written 17 months ago by gravatar for Hetal Gosavi Hetal Gosavi70
0
  • The clock distribution has to be balanced so that phase of circuit (i.e. position of circuit edge with respect to reference) are different places in the system is exactly same, (i.e. phase difference is zero)
  • However this is not practically achievable and results into clock skew.
  • The spatial variation in clock transition time on an integrated circuit (IC) is called clock skew.
  • For example, if clock transition reaches a point A on IC at time $t_a$. With respect to reference circuit and it reaches point B on IC at time $t_b$ with respect to reference to circuit then circuit skew between two points is

    $t_a$ – $t_b$.

ADD COMMENTlink
written 3 months ago by gravatar for Hetal Gosavi Hetal Gosavi70
Please log in to add an answer.