0
1.5kviews
Single ended signaling & differential ended signalling

Subject: CMOS VLSI Design

Topic: Differential Amplifiers

Difficulty: Medium

1 Answer
0
11views

i) An important advantage of differential signalling over single ended signalling is higher immunity to environmental noise.

ii) Consider fig:(a)
Clock line- carries a large clock signal.
Signal line- carries small sensitive signal.
Due to capacitive coupling between two lines, transitions on clock line may corrupt signals on signal line. …

Create a free account to keep reading this post.

and 3 others joined a min ago.

Please log in to add an answer.