0
Draw and explain LC oscillator.

Subject: CMOS VLSI Design

Topic: Mixed Signal Circuits

Difficulty: Medium

cvd • 1.6k  views
0  upvotes
0

i) LC ocsillations is biased at a drain current of $I_1$, if the series resistance of $L_P$ is small, the dc level of $V_{out}$ is close to $V_{DD}$.
$V_{out}$ is an inverted sinusoid with an average value near $V_{DD}$ because the inductor cannot sustain a large dc drop.

enter image description here

ii) In other words, if the average value of $V_{out}$ deviates significantly from $V_{DD}$, then the inductor series resistance must carry the average current greater than I. Thus the peak output level infact exceed the supply voltage, an important and often useful attribute of the LC load with proper design the output peak to peak swing can be longer than $V_{DD}$.

iii) Frequency of oscillations= $\omega_1= \frac{1}{\sqrt{C_P,\,L_P}}$

0  upvotes
Please log in to add an answer.

Next up

Read More Questions

If you are looking for answer to specific questions, you can search them here. We'll find the best answer for you.

Search

Study Full Subject

If you are looking for good study material, you can checkout our subjects. Hundreds of important topics are covered in them.

Know More