Draw layout of 2 input NAND gate as per lambda based design rules.

3.4kviews

written 7.1 years ago by

teamques10 ★ 70k

• modified 5.5 years ago

ic technology

ADD COMMENT EDIT

1 Answer

236views

written 7.1 years ago by

teamques10 ★ 70k

enter image description here

Create a free account to keep reading this post.

and 5 others joined a min ago.

ADD COMMENT EDIT

Please log in to add an answer.