0
Explain in detail charge pump PLL

Subject: CMOS VLSI Design

Topic: Mixed Signal Circuits

Difficulty: Medium

cvd • 1.1k  views
0
• The charge pump circuit senses the transition at input and output, detects phase or frequency differences, and activates the charge pump accordingly.
• When the input and output frequencies are sufficiently close, the PFD (Phase Frequency Detector) operates as the phase detector, performing phase lock operations.
• The loop locks when the phase difference drops to zero and the charge pump remains relatively idle.
• Ignoring the narrow reset pulse on $Q_A$ and $Q_B$ and assume that Φout - Φin drops to zero, the PFD simply produces $Q_A$ = $Q_B$ = 0
• The charge pump thus remains idle and Cp sustains a constant control voltage.
• The charge pump PLL responds to only excess phase of waveform.
• The phase comparison is performed in every cycle, but the VCO phase and frequency cannot drift substantially.

#### Next up

If you are looking for answer to specific questions, you can search them here. We'll find the best answer for you.

### Study Full Subject

If you are looking for good study material, you can checkout our subjects. Hundreds of important topics are covered in them.