Q. Give the methods to meet Design challenges.

) Clock Rate Reduction:

• 2.3 uW of power decreases per 100 kHz of decreased clockrate.

• Therefore, when clock rate decreases from 8000 kHz to 100 kHz, then power dissipation is decreased by 200 uW, which is nearly similar to when clock is …