0
670views
| written 7.1 years ago by |
Design Styles:
For a given boolean function F follow following steps:
i) Compliment F i.e $F^{-}$ and implement PU i.e. nMOS network.
ii) $F^{-}|_{dual}$ => Take that dual of complimented function & implement p network.
iii) Determine transistor sizing.
Refer equivalent cKt of NAND & NOR …