Entity declaration in VHDL for NOR gate.

0

1.2kviews

Entity declaration in VHDL for NOR gate.

written 6.6 years ago by

teamques10 ★ 70k

modified 4.0 years ago by

yerasylmakulbe671 • 10

a] Entity declaration in VHDL for NOR gate.

NOR gate

enter image description here

Library JEEE;

use JEEE, STD_LOGIC_1164.ALL;

entity nor-top is

Port (A . in STD_LOGIC; - - - - - NOR gate input

B : in STD_LOGIC; NOR gate input

Y : Out STD_LOGIC; ) NOR gate output

end _ nor_top;

b] BCD Addition:

enter image description here

digital logic design

ADD COMMENT EDIT

Please log in to add an answer.