A VHDL design begins with an ENTITY block that describes the interface for the design. The interface defines the i/p and o/p logic signals of the ckt to be designed.

The ARCHITECTURE Block describes the internal operation of the design.

Fig below shows the VHDL program structure.

Entity entity-name is …