Write the VHDL code for 2-bit up-down counter with positive edge triggered clock.

1.1kviews

written 4.5 years ago by

teamques10 ★ 70k

modified 3.8 years ago by

yashbeer ★ 11k

digital logic design

ADD COMMENT EDIT

1 Answer

9views

written 4.5 years ago by

teamques10 ★ 70k

Explanation:

This is simple vhdl code for 2bit up down counter.

You could think what kind of pins may required to control up down counter?

As it's name suggest up-down counter. It is either act as a up counter or as an down counter. So one pin is required to …

Create a free account to keep reading this post.

and 2 others joined a min ago.

ADD COMMENT EDIT

Please log in to add an answer.