and 2 others joined a min ago.
0
731views
Write a VHDL code for full adder.
1 Answer
0
3views
written 4.5 years ago by
teamques10
★ 70k
|
Full adder using behavioural description in VHDL,
library IEEE;
use IEEE.STD_LOGIC-1164.ALL;
entity fulladder is
port (a, b, ci: in std_logic; sum, co: out std_logic);
end fulladder;
entity fa of fulladder is
begin
process(ci)
begin
if (ci == 0)
sum <= a xor b;
co <= a and b;
else
sum …
ADD COMMENT
EDIT
Please log in to add an answer.