What do you mean by clock skew and clock jitter?

6.8kviews

written 4.5 years ago by

teamques10 ★ 70k

modified 3.9 years ago by

pedsangini276 • 4.8k

vlsi design

ADD COMMENT EDIT

1 Answer

983views

written 4.5 years ago by

teamques10 ★ 70k

Clock skew is where the timing of a clock is out of phase with the system reference. It can be originated from different sources, and limits the clock frequency. In a synchronous system, this is equivalent to limiting the data flow rate and the overall speed.

Clock jitter refers to …

Create a free account to keep reading this post.

and 3 others joined a min ago.

ADD COMMENT EDIT

Please log in to add an answer.