and 5 others joined a min ago.
0
1.6kviews
DRAM and refresh logic.
1 Answer
1
56views
written 4.5 years ago by
teamques10
★ 70k
|
DRAM cell using 1 transistor:
A 1-transistor DRAM cell is as shown in figure. It consists of a single access nFET Mn and a strong capacitor Cs. The cell is controlled by the word line signal WL and a single bit provides the I/O path to the cell.
The storage …
and 5 others joined a min ago.
ADD COMMENT
EDIT
Please log in to add an answer.