0
Design MOD 10 asynchronous counter

Mumbai University > ELECTRO > Sem 3 > Digital Circuits and Designs

Marks: 10M

Year: Dec2014

0  upvotes
1
  • MOD 10 asynchronous counter counts from 0000 to 1001. Rest of the states are invalid. To design the combinational circuit of valid states, following truth table and K-map is drawn:

enter image description here

  • From the above truth table, we draw the K-maps and get the expression for the MOD 10 asynchronous counter.

enter image description here

  • Thus the above K-map shows the expression for Y which is the reset logic. This will be given to the reset inputs of the counter so that as soon as count 1010 reaches, the counter will reset. Thus the counter will count from 0000 to 1001. The implementation of the designed MOD 10 asynchronous counter is shown below:

enter image description here

1  upvotes
Please log in to add an answer.

Next up

Read More Questions

If you are looking for answer to specific questions, you can search them here. We'll find the best answer for you.

Search

Study Full Subject

If you are looking for good study material, you can checkout our subjects. Hundreds of important topics are covered in them.

Know More