Ask
Login
TAGGED IN

Digital Logic Design

Follow this tag to get notifications whenever a new post is added

ALL TAGS
1
vote
1
answer
782
views
1
answer
Design a circuit with optimum utilization of PLA to implement the following function
digital logic design updated 3.9 years ago by sagarkolekar ★ 11k
1
vote
1
answer
810
views
1
answer
Convert SR flip flop to D flip flop.
digital logic design updated 3.9 years ago by sagarkolekar ★ 11k
1
vote
1
answer
1.4k
views
1
answer
Convert SR flip flop to D flip flop.
digital logic design updated 3.9 years ago by sagarkolekar ★ 11k
1
vote
1
answer
664
views
1
answer
JK f/f to SR F/F and O F/F
digital logic design updated 3.9 years ago by sagarkolekar ★ 11k
1
vote
1
answer
1.2k
views
1
answer
SR flip-flop to JK flip flop
digital logic design updated 3.9 years ago by sagarkolekar ★ 11k
1
vote
1
answer
750
views
1
answer
State Demorgans theorem and implement OR gate using NAND gate only.
digital logic design updated 3.9 years ago by sagarkolekar ★ 11k
1
vote
1
answer
733
views
1
answer
Working of T flip flop (5M)
digital logic design updated 3.9 years ago by sagarkolekar ★ 11k
1
vote
1
answer
1.2k
views
1
answer
Convert D type flip flop into T type flip flop
digital logic design updated 3.9 years ago by sagarkolekar ★ 11k
1
vote
1
answer
6.8k
views
1
answer
4-bit binary to gray code converter.
digital logic design updated 3.9 years ago by sagarkolekar ★ 11k
1
vote
1
answer
2.7k
views
1
answer
Explain working of encoder and decoder? (5 marks)
digital logic design updated 3.9 years ago by sagarkolekar ★ 11k
1
vote
1
answer
3.7k
views
1
answer
odd parity os Original number = 1010
digital logic design updated 3.9 years ago by sagarkolekar ★ 11k
14
votes
1
answer
217k
views
1
answer
Design a mod 5 synchronous up counter using J-K flip flop
digital logic design updated 3.9 years ago by teamques10 ★ 70k
5
votes
1
answer
175k
views
1
answer
Design mod-10 synchronous counter using JK Flip Flops.Check for the lock out condition.If so,how the lock-out condition can be avoided? Draw the neat state diagram and circuit diagram with Flip Flops.
digital logic design updated 3.9 years ago by teamques10 ★ 70k
0
votes
1
answer
1.2k
views
1
answer
Use Applications Of Digital Circuit
digital logic design updated 3.9 years ago by teamques10 ★ 70k
0
votes
1
answer
1.6k
views
1
answer
Limitations/ Draw Back Of Digital Circuit
digital logic design updated 3.9 years ago by teamques10 ★ 70k
0
votes
1
answer
1.1k
views
1
answer
Advantages Of Digital Circuit
digital logic design updated 3.9 years ago by teamques10 ★ 70k
0
votes
1
answer
866
views
1
answer
Introduction to Digital Circuit
digital logic design updated 3.9 years ago by teamques10 ★ 70k
0
votes
1
answer
947
views
1
answer
Weighted and non-weighted codes
digital logic design updated 3.9 years ago by pedsangini276 • 4.8k
0
votes
1
answer
685
views
1
answer
One bit comparator
digital logic design updated 3.9 years ago by Krishna_Agrawal • 2.7k
0
votes
1
answer
1.1k
views
1
answer
Design a full adder using two 4:1 mux
digital logic design updated 3.9 years ago by Krishna_Agrawal • 2.7k
0
votes
1
answer
16k
views
1
answer
f) Explain uses of Gray Code.
digital logic design updated 3.9 years ago by pedsangini276 • 4.8k
0
votes
1
answer
729
views
1
answer
Implement following functions using AND-OR PLA:- (i) X = ac + b (ii) Y = abc + abc (iii) Z = ab + ab.
digital logic design updated 3.9 years ago by Krishna_Agrawal • 2.7k
5
votes
1
answer
1.8k
views
1
answer
Difference between PLA and PAL with circuits and examples.
digital logic design updated 4.0 years ago by DevarenjiniP • 3.2k
3
votes
1
answer
20k
views
1
answer
Draw logic diagram of 4:1 multiplexer and explain its operation
digital logic design updated 4.0 years ago by Krishna_Agrawal • 2.7k
0
votes
1
answer
748
views
1
answer
i) Convert a D FF to T FF ii) Convert a JK FF to T FF
digital logic design updated 4.0 years ago by pedsangini276 • 4.8k
<prev • 236 results • page 3 of 10 • next >