Ask
Login
TAGGED IN

Cmos Vlsi Design

Follow this tag to get notifications whenever a new post is added

ALL TAGS
3
votes
1
answer
7.7k
views
1
answer
Explain non-ideal effects of PLL.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
3.0k
views
1
answer
Write in detail about speed considerations of a switch capacitor circuit.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
4.5k
views
1
answer
Explain Gain -boosted Operational Amplifier
cmos vlsi design updated 2.3 years ago by teamques10 ★ 65k
0
votes
1
answer
1.1k
views
1
answer
Explain Cascode stage, ssm, $r_o$
cmos vlsi design updated 2.3 years ago by teamques10 ★ 65k
0
votes
1
answer
1.3k
views
1
answer
Explain Gain & phase margin condition while designing operational amplfiers
cmos vlsi design updated 2.3 years ago by teamques10 ★ 65k
0
votes
1
answer
9.7k
views
1
answer
Write short note on advantages and disadvantages of PLL
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
1.0k
views
1
answer
Find Drain current of $M_4$
cmos vlsi design updated 2.3 years ago by teamques10 ★ 65k
1
vote
1
answer
3.4k
views
1
answer
Draw & explain floor plan for a possible mixed signal chip.
cmos vlsi design updated 2.3 years ago by teamques10 ★ 65k
0
votes
1
answer
1.1k
views
1
answer
Find: Voltage gain $A_v$ / small signal $A_v$ for circuit
cmos vlsi design updated 2.3 years ago by teamques10 ★ 65k
1
vote
1
answer
6.2k
views
1
answer
Explain Basic Current Mirror. Discuss Drawback and explain how cascode current Mirror overcomes it.
cmos vlsi design updated 2.3 years ago by teamques10 ★ 65k
0
votes
1
answer
1.2k
views
1
answer
Calculate $V_{BE} $ of the following circuit.
cmos vlsi design updated 2.3 years ago by pedsangini276 • 4.8k
0
votes
1
answer
2.4k
views
1
answer
In the following fig. ,find drain current of $M_4$ if all the transistors are in saturation
cmos vlsi design updated 2.3 years ago by pedsangini276 • 4.8k
0
votes
1
answer
2.7k
views
1
answer
Calculate the small-signal voltage gain of the following circuit.
cmos vlsi design updated 2.3 years ago by pedsangini276 • 4.8k
1
vote
1
answer
9.1k
views
1
answer
Describe 2 - stage operational amplifier
cmos vlsi design updated 2.3 years ago by teamques10 ★ 65k
1
vote
1
answer
2.4k
views
1
answer
For a n-MOS draw (a) basic small signal Model (b) small signal model considering channel length modulation (c) considering body effect
cmos vlsi design updated 2.3 years ago by teamques10 ★ 65k
0
votes
1
answer
922
views
1
answer
Calculate $A_v$ from below circuit.
cmos vlsi design updated 2.3 years ago by teamques10 ★ 65k
0
votes
1
answer
1.3k
views
1
answer
Explain i/p referred noise voltage of CS
cmos vlsi design updated 2.3 years ago by teamques10 ★ 65k
0
votes
1
answer
985
views
1
answer
Write a shote note on LG Stage
cmos vlsi design updated 2.3 years ago by teamques10 ★ 65k
0
votes
1
answer
4.3k
views
1
answer
Explain need of compensation and the compensation of 2 stage operational amplifiers
cmos vlsi design updated 20 months ago by sagarkolekar ★ 11k
0
votes
1
answer
5.0k
views
1
answer
Describe Folded Cascode Operational Amplifier
cmos vlsi design updated 19 months ago by yashbeer ★ 11k
1
vote
1
answer
3.1k
views
1
answer
Short note on Multifinger Transistor
cmos vlsi design updated 19 months ago by sagarkolekar ★ 11k
0
votes
1
answer
2.7k
views
1
answer
Differential pair with MOS load
cmos vlsi design updated 19 months ago by sagarkolekar ★ 11k
0
votes
1
answer
1.1k
views
1
answer
CD Stage or derive $A_v$ & $R_o$
cmos vlsi design updated 18 months ago by sagarkolekar ★ 11k
0
votes
1
answer
1.0k
views
1
answer
Short note on Resistive Load
cmos vlsi design updated 18 months ago by sagarkolekar ★ 11k
0
votes
1
answer
2.8k
views
1
answer
Write a short note on Cascode Operational Amplifier
cmos vlsi design updated 18 months ago by sagarkolekar ★ 11k
<prev • 83 results • page 2 of 4 • next >