Ask
Login
TAGGED IN

Cmos Vlsi Design

Follow this tag to get notifications whenever a new post is added

ALL TAGS
3
votes
1
answer
6.5k
views
1
answer
Explain active current mirror circuit.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
2
votes
1
answer
4.6k
views
1
answer
Explain qualitative analysis of differential pair.
cmos vlsi design updated 4.0 years ago by teamques10 ★ 64k
1
vote
1
answer
3.3k
views
1
answer
Draw and explain LC oscillator.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
2
votes
1
answer
5.2k
views
1
answer
Explain the white noise and flicker noise in MOSFET. Derive equation for output and input referred noise voltage of CS stage
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
5
votes
1
answer
10k
views
1
answer
Derive expression for Voltage Gain Av and Output Resistance Ro of source follower stage
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
5.2k
views
1
answer
For W/L = 50/0.5 and $I_D$ = 0.5 mA, calculate the transconductance and output impedance of both NMOS and PMOS device. Also find the intrinsic gain.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
231
views
1
answer
a. Redraw the above circuit using thermal noise current source. b. Write the expression for total output thermal noise voltage...
cmos vlsi design updated 17 months ago by prajapatijaimin • 3.1k
0
votes
1
answer
1.8k
views
1
answer
In the following figure, sketch $V_x$ and $V_y$ as a function of IREF. If $I_{REF}$ requires 0.5V to operate as a current source, what is its maximum value?
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
4.3k
views
1
answer
Sketch $I_x$ and the transconductance of the transistor as a function of $V_x$ for each circuit in the given figure as $V_x$ varies from 0 to VDD. For part (a) assume $V_x$ varies from 0 to 1.5 V.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
5.2k
views
1
answer
Explain behaviour of $g_m$ as a function of below parameters: i) Overdrive voltage with W/L constant. ii) Overdrive voltage with ID constant.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
5
votes
1
answer
28k
views
1
answer
Write short note on Cascode current mirror circuit.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
7
votes
1
answer
6.2k
views
1
answer
Explain in detail how to generate temperature independent references.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
4.0k
views
1
answer
With the help of suitable diagram, justify True or False: Cascode current mirror current matching performance is better than Basic current mirror.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
2.7k
views
1
answer
CMOS VLSI Design : Question Paper May 2013 - Electronics Engineering (Semester 8) | Mumbai University (MU)
cmos vlsi design updated 8.1 years ago by teamques10 ★ 64k
3
votes
1
answer
6.7k
views
1
answer
Explain the concept of clock feed through in charged pump, charge injection, charge sharing in charge pump
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
3
votes
1
answer
7.6k
views
1
answer
Explain non-ideal effects of PLL.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
3.0k
views
1
answer
Write in detail about speed considerations of a switch capacitor circuit.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
6
votes
1
answer
7.9k
views
1
answer
Explain the concept of switched capacitor circuit. Draw and explain discrete time integrator along with the output waveform
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
3
votes
1
answer
5.2k
views
1
answer
Discuss stability issues & frequency compensation of two stage operational amplifiers
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
4
votes
1
answer
6.1k
views
1
answer
Compare the performance of various op-pam topologies.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
4.5k
views
1
answer
Explain (a) Slow rate (b) CMRR (c) input range Limitations (d) Power Supply Rejection Ratio
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
3.8k
views
1
answer
Analyze the following circuit to get voltage gain equation if M2 is twice as wide as that of M1 and Vin1 = Vin2.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
5
votes
1
answer
9.5k
views
1
answer
What is bandgap reference. In short describe various methods of implementation of bandgap reference.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
2.7k
views
1
answer
Establish the relationship between $g_m$ & $R_{on}$ for MOSFET
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
1.4k
views
1
answer
CMOS VLSI Design : Question Paper May 2012 - Electronics Engineering (Semester 8) | Mumbai University (MU)
cmos vlsi design updated 8.1 years ago by teamques10 ★ 64k
<prev • 83 results • page 1 of 4 • next >