Ask
Login
TAGGED IN

Digital Circuits And Design

Follow this tag to get notifications whenever a new post is added

ALL TAGS
0
votes
1
answer
1.9k
views
1
answer
Design a circuit with optimum utilization of PLA to implement following functions
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
0
votes
1
answer
21k
views
1
answer
Write a VHDL code for 8:1 Multiplexer with active low enable input
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
0
votes
1
answer
2.1k
views
1
answer
Write a VHDL code for full adder
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
0
votes
1
answer
2.6k
views
1
answer
Short note on VHDL
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
0
votes
1
answer
35k
views
1
answer
Write short note on: Stuck at '0' and stuck at '1' faults
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
2
votes
1
answer
6.6k
views
1
answer
Write short note on: JTAG and BIST
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
0
votes
1
answer
3.6k
views
1
answer
Write short note on: Automatic Test Pattern Generation (ATGP)
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
5
votes
2
answers
101k
views
2
answers
Design Moore sequence detector to detect a sequence ----101-using DF/F
digital circuits and design updated 4.0 years ago by phenjoisilab • 0
0
votes
1
answer
23k
views
1
answer
Design a circuit with optimum utilization of PLA to implement the following functions F1= $\sum m(0,2,5,8,9,11), F2=\sum m(1,3,8,10,13,15), F3=\sum m(0,1,5,7,9,12,14).$
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
1
vote
1
answer
10k
views
1
answer
Short note on multiplexers.
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
0
votes
1
answer
3.8k
views
1
answer
Explain shift registers and its applications.
digital circuits and design updated 4.0 years ago by teamques10 ★ 70k
2
votes
1
answer
3.8k
views
1
answer
Draw truth table and logical diagram of half adder
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
6
votes
1
answer
33k
views
1
answer
Explain Fan-in, Fan-out, Power Dissipation and Noise Immunity with reference to Digital ICs
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
0
votes
1
answer
5.1k
views
1
answer
Differentiate between Asynchronous and synchronous counters.
digital circuits and design updated 4.0 years ago by teamques10 ★ 70k
1
vote
1
answer
9.1k
views
1
answer
**Implement following function using 8:1 MUX and logic gates.**
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
0
votes
1
answer
1.7k
views
1
answer
Use K- map to reduce following function and then implement it by NOR gates.
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
2
votes
1
answer
35k
views
1
answer
Design a Mealy sequence detector to detect ...0101...using D-flip flop and logic gates
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
1
vote
1
answer
2.0k
views
1
answer
Simplify following logic functions and realize using NAND gates.
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
8
votes
1
answer
77k
views
1
answer
Design MOD-12 asynchronous counter using T-flipflop.
digital circuits and design updated 4.0 years ago by teamques10 ★ 70k
0
votes
1
answer
3.9k
views
1
answer
Write a VHDL code for full adder.
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
4
votes
1
answer
44k
views
1
answer
Design 4-bit Johnson Counter using J=K flip-flop. Explain its operation using waveform.
digital circuits and design updated 4.0 years ago by teamques10 ★ 70k
-1
votes
1
answer
3.5k
views
1
answer
Write a short note on fault model.
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
0
votes
1
answer
3.1k
views
1
answer
Analyze the sequential-state-machine shown in figure. Obtain state diagram for the same.
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
0
votes
1
answer
4.9k
views
1
answer
Design a Mealy type sequence detector to detect a serial input sequence of 101.
digital circuits and design updated 4.0 years ago by krithikkm200 • 10
0
votes
1
answer
11k
views
1
answer
Explain input and output block architecture for FPGA 4000 family.
digital circuits and design updated 4.0 years ago by teamques10 ★ 70k
<prev • 70 results • page 2 of 3 • next >