Ask
Login
TAGGED IN

Digital Vlsi Design

Follow this tag to get notifications whenever a new post is added

ALL TAGS
2
votes
1
answer
36k
views
1
answer
Explain Carry Skip Adder
digital vlsi design updated 6.9 years ago by logoutsiva • 0
2
votes
1
answer
28k
views
1
answer
Explain Array Multiplier
digital vlsi design updated 6.9 years ago by logoutsiva • 0
1
vote
1
answer
22k
views
1
answer
Explain Clocked CMOS in detail
digital vlsi design updated 6.9 years ago by logoutsiva • 0
3
votes
1
answer
19k
views
1
answer
Explain Domino Logic circuit
digital vlsi design updated 6.9 years ago by logoutsiva • 0
1
vote
1
answer
18k
views
1
answer
Explain Barrel Shifter
digital vlsi design updated 6.9 years ago by logoutsiva • 0
0
votes
1
answer
15k
views
1
answer
Explain Carry Save Adder
digital vlsi design updated 6.9 years ago by logoutsiva • 0
2
votes
1
answer
14k
views
1
answer
Explain Carry Select Adder
digital vlsi design updated 6.9 years ago by logoutsiva • 0
0
votes
1
answer
12k
views
1
answer
Explain ROM Array
digital vlsi design updated 7.0 years ago by logoutsiva • 0
0
votes
1
answer
9.7k
views
1
answer
Explain DRAM operation
digital vlsi design updated 6.9 years ago by logoutsiva • 0
0
votes
1
answer
8.4k
views
1
answer
Explain SR Latch
digital vlsi design updated 6.9 years ago by logoutsiva • 0
1
vote
1
answer
8.1k
views
1
answer
Explain NORA logic
digital vlsi design updated 6.9 years ago by logoutsiva • 0
1
vote
1
answer
7.0k
views
1
answer
Explain NP Domino Logic
digital vlsi design updated 6.9 years ago by logoutsiva • 0
0
votes
1
answer
6.5k
views
1
answer
Explain High level state machine
digital vlsi design updated 6.8 years ago by logoutsiva • 0
0
votes
1
answer
5.6k
views
1
answer
Explain Pseudo NMOS in detail
digital vlsi design updated 6.9 years ago by logoutsiva • 0
1
vote
1
answer
5.6k
views
1
answer
Explain Soda Dispenser Machine
digital vlsi design updated 6.8 years ago by logoutsiva • 0
1
vote
1
answer
5.5k
views
1
answer
Explain RTL Design Process
digital vlsi design updated 6.8 years ago by logoutsiva • 0
0
votes
1
answer
4.7k
views
1
answer
What is Elmore delay model? What is the effect of interconnect parasitic on delay? How delay can be reduced?
digital vlsi design updated 4.4 years ago by yashbeer ★ 11k
0
votes
1
answer
4.7k
views
1
answer
Explain MOS Decoders in detail
digital vlsi design updated 6.9 years ago by logoutsiva • 0
0
votes
1
answer
4.3k
views
1
answer
Explain PLD in detail
digital vlsi design updated 6.8 years ago by logoutsiva • 0
0
votes
1
answer
3.8k
views
1
answer
Explain Full Adder
digital vlsi design updated 6.9 years ago by logoutsiva • 0
0
votes
1
answer
3.2k
views
1
answer
Explain SRAM in detail
digital vlsi design updated 6.9 years ago by logoutsiva • 0
1
vote
1
answer
2.9k
views
1
answer
Explain Clock Distribution
digital vlsi design updated 6.9 years ago by logoutsiva • 0
0
votes
1
answer
2.8k
views
1
answer
Explain Full Custom Design
digital vlsi design updated 6.8 years ago by logoutsiva • 0
1
vote
1
answer
2.6k
views
1
answer
Explain interconnect crosstalk in digital vlsi
digital vlsi design updated 3.8 years ago by teamques10 ★ 70k
0
votes
1
answer
2.6k
views
1
answer
Explain the sum of absolute differences
digital vlsi design updated 6.8 years ago by logoutsiva • 0
<prev • 51 results • page 1 of 3 • next >