Ask
Login
TAGGED IN

Vlsi Design

Follow this tag to get notifications whenever a new post is added

ALL TAGS
0
votes
1
answer
885
views
1
answer
Module 2 : Unit 2
vlsi design updated 24 months ago by sagarkolekar ★ 11k
0
votes
1
answer
597
views
1
answer
Module 2 : Unit 2
vlsi design updated 2.1 years ago by sagarkolekar ★ 11k
8
votes
1
answer
41k
views
1
answer
Explain CMOS inverter characteristics mentioning all regions of operations
vlsi design updated 2.3 years ago by mkv030481 • 30
1
vote
1
answer
750
views
1
answer
Cross talk in integrated circuits.
vlsi design updated 2.3 years ago by DevarenjiniP • 3.1k
0
votes
1
answer
634
views
1
answer
Low power design consideration.
vlsi design updated 2.3 years ago by DevarenjiniP • 3.1k
0
votes
1
answer
651
views
1
answer
VHDL program for half subtractor.
vlsi design updated 2.3 years ago by sagarkolekar ★ 11k
1
vote
1
answer
7.8k
views
1
answer
Draw D & JK latch using CMOS transmission gate & explain the working
vlsi design updated 2.3 years ago by sagarkolekar ★ 11k
0
votes
0
answers
1.5k
views
0
answers
(Duplicate) Write short note on clock generation, stabilization, and distribution
vlsi design updated 2.3 years ago by teamques10 ★ 66k
2
votes
1
answer
5.0k
views
1
answer
Explain clock generation techniques in integrated circuits
vlsi design updated 2.3 years ago by teamques10 ★ 66k
0
votes
1
answer
998
views
1
answer
Draw and explain clock generation, stabilization network, and clock distribution in integrated circuit
vlsi design updated 2.3 years ago by teamques10 ★ 66k
0
votes
1
answer
990
views
1
answer
Explain input output circuit in vlsi with neat diagram
vlsi design updated 2.3 years ago by teamques10 ★ 66k
0
votes
0
answers
881
views
0
answers
(Duplicate) Explain different clock generation scheme
vlsi design updated 2.3 years ago by sagarkolekar ★ 11k
0
votes
0
answers
1.0k
views
0
answers
(Duplicate) Give & explain CMOS input output protection circuits
vlsi design updated 2.3 years ago by sagarkolekar ★ 11k
1
vote
1
answer
7.2k
views
1
answer
Compare Pass transistor logic, NMOS logic & CMOS logic
vlsi design updated 2.3 years ago by sagarkolekar ★ 11k
0
votes
0
answers
944
views
0
answers
(Duplicate) Explain latchup in CMOS in detail
vlsi design updated 2.3 years ago by sagarkolekar ★ 11k
0
votes
0
answers
935
views
0
answers
(Duplicate) Explain CMOS latchup & its prevention
vlsi design updated 2.3 years ago by sagarkolekar ★ 11k
0
votes
0
answers
946
views
0
answers
(Duplicate) What is ESD protection ? Explain in detail
vlsi design updated 2.4 years ago by sagarkolekar ★ 11k
0
votes
1
answer
597
views
1
answer
Give and explain interconnect scaling with its width, length, thickness and capacitances.
vlsi design updated 2.4 years ago by pedsangini276 • 4.8k
0
votes
1
answer
3.5k
views
1
answer
Draw and explain AND gate using pass transistor logic.
vlsi design updated 2.4 years ago by sagarkolekar ★ 11k
0
votes
1
answer
3.9k
views
1
answer
Compare NMOS & CMOS Technology in VLSI Design
vlsi design updated 2.4 years ago by sagarkolekar ★ 11k
0
votes
1
answer
776
views
1
answer
Module 1 - Unit 2
vlsi design updated 2.4 years ago by pedsangini276 • 4.8k
0
votes
1
answer
568
views
1
answer
EEPROM programming technique.
vlsi design updated 2.5 years ago by pedsangini276 • 4.8k
0
votes
1
answer
17k
views
1
answer
What are advantages and disadvantages of dynamic logic circuit?
vlsi design updated 2.5 years ago by teamques10 ★ 66k
3
votes
1
answer
20k
views
1
answer
Explain transfer Characteristics for NMOS inverter showing different regions. What is the effect of variation in (W/L) ratio .
vlsi design updated 2.5 years ago by sagarkolekar ★ 11k
0
votes
1
answer
5.9k
views
1
answer
What do you mean by clock skew and clock jitter?
vlsi design updated 2.6 years ago by pedsangini276 • 4.8k
<prev • 129 results • page 1 of 6 • next >