Ask
Login
TAGGED IN

Cmos Vlsi Design

Follow this tag to get notifications whenever a new post is added

ALL TAGS
0
votes
1
answer
5.0k
views
1
answer
Describe Folded Cascode Operational Amplifier
cmos vlsi design updated 19 months ago by yashbeer ★ 11k
1
vote
1
answer
4.8k
views
1
answer
Explain in detail charge pump PLL
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
2
votes
1
answer
4.6k
views
1
answer
Explain qualitative analysis of differential pair.
cmos vlsi design updated 4.0 years ago by teamques10 ★ 65k
0
votes
1
answer
4.6k
views
1
answer
Explain (a) Slow rate (b) CMRR (c) input range Limitations (d) Power Supply Rejection Ratio
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
4.5k
views
1
answer
Explain Gain -boosted Operational Amplifier
cmos vlsi design updated 2.3 years ago by teamques10 ★ 65k
0
votes
1
answer
4.3k
views
1
answer
Sketch $I_x$ and the transconductance of the transistor as a function of $V_x$ for each circuit in the given figure as $V_x$ varies from 0 to VDD. For part (a) assume $V_x$ varies from 0 to 1.5 V.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
2
votes
1
answer
4.3k
views
1
answer
Explain input output characteristics of phase detector (PD) circuit
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
4.3k
views
1
answer
Explain need of compensation and the compensation of 2 stage operational amplifiers
cmos vlsi design updated 20 months ago by sagarkolekar ★ 11k
0
votes
1
answer
4.1k
views
1
answer
Design two stage operational amplifier that meet the following specifications with a phase margin of 60.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
1
vote
1
answer
4.0k
views
1
answer
Explain Source degeneration.
cmos vlsi design updated 2.3 years ago by teamques10 ★ 65k
1
vote
1
answer
4.0k
views
1
answer
Explain common mode response of differential pair with necessary derivations.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
4.0k
views
1
answer
Compare the performance of Ring and LC oscillators in terms of phase noise, area, Q factor and application
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
4.0k
views
1
answer
With the help of suitable diagram, justify True or False: Cascode current mirror current matching performance is better than Basic current mirror.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
3.8k
views
1
answer
Analyze the following circuit to get voltage gain equation if M2 is twice as wide as that of M1 and Vin1 = Vin2.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
1
vote
1
answer
3.8k
views
1
answer
Explain System on Chip and System in Package
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
1
vote
1
answer
3.8k
views
1
answer
Derive equation for output and input referred noise voltage of CS stage
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
1
vote
1
answer
3.5k
views
1
answer
What are the types of noise of CS stage.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
1
vote
1
answer
3.4k
views
1
answer
List the non-ideal effects in charge pump circuit and justify how it impacts the PLL performance.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
1
vote
1
answer
3.4k
views
1
answer
Draw & explain floor plan for a possible mixed signal chip.
cmos vlsi design updated 2.3 years ago by teamques10 ★ 65k
1
vote
1
answer
3.3k
views
1
answer
Draw and explain LC oscillator.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
1
vote
1
answer
3.1k
views
1
answer
Short note on Multifinger Transistor
cmos vlsi design updated 19 months ago by sagarkolekar ★ 11k
0
votes
1
answer
3.0k
views
1
answer
Write qualitative analysis of input-output characteristics of a differential pair. Also mention about common mode characteristics for the same.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
3.0k
views
1
answer
What are different second order effects in NMOS.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
0
votes
1
answer
3.0k
views
1
answer
Write in detail about speed considerations of a switch capacitor circuit.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
2
votes
1
answer
3.0k
views
1
answer
For a common source stage with diode connected load, if the variation of $\eta$ = gmb/gm with the output voltage is neglected.
cmos vlsi design updated 4.0 years ago by prashantsaini • 0
<prev • 83 results • page 2 of 4 • next >