Ask
Login
TAGGED IN

Vlsi Design

Follow this tag to get notifications whenever a new post is added

ALL TAGS
0
votes
1
answer
3.5k
views
1
answer
What are various programming techniques used for EEPROM
vlsi design updated 7.1 years ago by manish090801 • 0
0
votes
1
answer
12k
views
1
answer
Implement the following function using Static CMOS logic $Y=\overline{((A.B)+(C.D))}$.
vlsi design updated 7.1 years ago by manish090801 • 0
0
votes
1
answer
19k
views
1
answer
Implement the following function using CMOS logic. $Y=A{\bar{B}} +{\bar{A}}{\bar{C}} + AB$ .
vlsi design updated 7.1 years ago by manish090801 • 0
0
votes
1
answer
38k
views
1
answer
Implement 4:1 mux using pass transistor logic. Explain advantages of using transmission gates.
vlsi design updated 7.1 years ago by manish090801 • 0
1
vote
1
answer
20k
views
1
answer
Explain pseudo NMOS logic and hence implement 2 input NAND gate.
vlsi design updated 7.1 years ago by manish090801 • 0
0
votes
1
answer
4.2k
views
1
answer
Implement Y=$\overline((A+B).(C+D))$. Using pseudo NMOS logic.
vlsi design updated 7.1 years ago by manish090801 • 0
0
votes
1
answer
31k
views
1
answer
Draw JK Flip Flop using CMOS and explain the working.
vlsi design updated 7.1 years ago by manish090801 • 0
0
votes
1
answer
3.6k
views
1
answer
Implement the following function using Dynamic CMOS logic. $Y=\overline{(A(B+C))}$ .
vlsi design updated 7.1 years ago by manish090801 • 0
5
votes
1
answer
30k
views
1
answer
Write short notes on: NORA, Zipper Logic design.
vlsi design updated 7.1 years ago by manish090801 • 0
1
vote
1
answer
33k
views
1
answer
Implement D flip-flop using Static CMOS. What are other design methods for it? [10] OR Draw D flipflop using CMOS and explain the working.
vlsi design updated 7.1 years ago by manish090801 • 0
0
votes
1
answer
3.9k
views
1
answer
Implement Y = $\overline{((A.B)+(C.D))}$ using Dynamic Logic.
vlsi design updated 7.1 years ago by manish090801 • 0
0
votes
1
answer
23k
views
1
answer
Design a 2:1 MUX using transmission gates and discuss advantages of use of transmission gate logic.
vlsi design updated 7.1 years ago by manish090801 • 0
3
votes
1
answer
22k
views
1
answer
Derive equation for noise margins for CMOS invertor
vlsi design updated 7.1 years ago by manish090801 • 0
5
votes
1
answer
23k
views
1
answer
Consider CMOS circuit with following parameters $v_{DD}=3.3v,v_{TO}=0.6v,v_{TO},p=-0.7v,K_n=200 \mu A/v^2,K_p=80 \mu A/v^2 $Calculate noise margins of the circuit consider KR=2.5
vlsi design updated 7.1 years ago by manish090801 • 0
0
votes
1
answer
3.1k
views
1
answer
Sketch and explain the general shape of the Transfer characteristics of NMOS inverter. Compare different types of inverters.
vlsi design updated 7.1 years ago by manish090801 • 0
0
votes
1
answer
7.4k
views
1
answer
What are the different MOSFET models? Give importance of MOSFET capacitances related to MOSFET's performance
vlsi design updated 7.1 years ago by manish090801 • 0
4
votes
1
answer
51k
views
1
answer
Define scaling. Explain significance or in in VLSI circuits. OR Define Scaling. Explain various types of scaling in detail.
vlsi design updated 7.1 years ago by manish090801 • 0
2
votes
1
answer
26k
views
1
answer
Compare Full Scaling & Constant Voltage Scaling models of MOSFET .Demonstrate clearly the effects of scaling on the device density, speed of the circuit, power consumption and current density of the
vlsi design updated 7.1 years ago by manish090801 • 0
2
votes
1
answer
13k
views
1
answer
Compare Bipolar, NMOS and CMOS technologies
vlsi design updated 7.1 years ago by manish090801 • 0
0
votes
1
answer
715
views
1
answer
Module 6 : Unit 2
vlsi design updated 7.1 years ago by teamques10 ★ 70k
1
vote
1
answer
661
views
1
answer
Module 6 : Unit 2
vlsi design updated 7.1 years ago by teamques10 ★ 70k
0
votes
1
answer
646
views
1
answer
Module 5 : Unit 2
vlsi design updated 7.1 years ago by teamques10 ★ 70k
0
votes
1
answer
681
views
1
answer
Module 5 : Unit 2
vlsi design updated 7.1 years ago by teamques10 ★ 70k
0
votes
1
answer
762
views
1
answer
Module 4 : Unit 2
vlsi design updated 7.1 years ago by teamques10 ★ 70k
0
votes
1
answer
705
views
1
answer
Module 4 : Unit 2
vlsi design updated 7.1 years ago by teamques10 ★ 70k
<prev • 129 results • page 3 of 6 • next >